12 bit 30 MSPS逐次比较型ADC的测试
Testing of a 12 bit 30 MSPS SAR ADC
查看参考文献11篇
文摘
|
针对物理实验读出的需求设计了一款低功耗12 bit 30 MSPS逐次比较型模数变换器(Analog-to-Digital Converter, ADC)芯片,为评估其性能指标参数,需进行系统的测试.在本研究工作中构建了测试系统,然后按照IEEE标准进行了系统的测试和分析.测试结果表明,输入信号在基带范围内ADC有效位(Effective Number Of Bit, ENOB)约为9 bit,达到了本版本芯片的设计指标.同时,综合分析静态性能与动态性能测试结果,可以通过优化逐次比较型ADC中电容阵列电容失配参数,进一步提升ADC的非线性指标,为下一版芯片的改进设计提供了参考依据. |
其他语种文摘
|
Aiming at the requirement of readout electronics in physics experiments, a 12 bit 30 MSPS successiveapproximation- register (SAR) analog-to-digital converter (ADC) with low power consumption has been designed. To evaluate the performance of this ASIC, we conducted a series of tests. We set up a test system, and we tested the ADC according to IEEE std 1241-2010. The test results indicate that the effective number of bit (ENOB) of the ADC is around 9 bits when the input signal is in the first Nyquist zone, which has met the design requirements. According to the results of dynamic and static tests of this ADC, we found that the non-linearity performance of this ASIC can be further enhanced by improving the mismatching among the capacitor array, and this provides important information for the design of the second version of this ADC. |
来源
|
原子核物理评论
,2018,35(1):46-52 【核心库】
|
DOI
|
10.11804/NuclPhysRev.35.01.046
|
关键词
|
模数转换器
;
逐次比较
;
动态性能测试
;
静态性能测试
|
地址
|
1.
中国科学技术大学, 核探测与核电子学国家重点实验室, 合肥, 230026
2.
中国科学技术大学近代物理系, 合肥, 230026
|
语种
|
中文 |
文献类型
|
研究性论文 |
ISSN
|
1007-4627 |
学科
|
原子能技术 |
基金
|
国家自然科学基金资助项目
;
中国科学院知识创新工程重要方向项目
|
文献收藏号
|
CSCD:6230460
|
参考文献 共
11
共1页
|
1.
Cao Zhen. A future project at tibet: the large high altitude air shower observatory (LHAASO).
Chinese Physics C,2010,34(2):249
|
被引
44
次
|
|
|
|
2.
Yao Zhiguo.
Proceedings of the 32nd ICRC,2011
|
被引
3
次
|
|
|
|
3.
Zhao Lei. Proposal of the readout electronics for the WCDA in the LHAASO experiment.
Chinese Physics C,2014,38(1):016101
|
被引
6
次
|
|
|
|
4.
Liu Jianfeng. Evaluation of a Frontend ASIC Prototype for the Readout of PMTs in Water Cherenkov Detector Array.
IEEE International Conference on Electronic Measurement & Instruments,2016:507
|
被引
1
次
|
|
|
|
5.
Liu Jianfeng.
Chinese Physics C,2016,40(11):116103
|
被引
2
次
|
|
|
|
6.
SiTime Corporation.
SiT9121 1-220 MHz High Performance Differential Oscillator. Rev 1.07
|
被引
1
次
|
|
|
|
7.
Analog Devices Inc. 12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO.
AD9522-3 Data Sheet. Rev. A
|
被引
1
次
|
|
|
|
8.
IEEE Instrumentation.
IEEE Standard for Terminology and Test Methods for Analogto-digital converters. IEEE Std 1241-2010 (Revision of IEEE Std 1241-2000): 1
|
被引
1
次
|
|
|
|
9.
Liu Wenbo.
IEEE Journal of Solid-State Circuits,2011,46(11):2661
|
被引
5
次
|
|
|
|
10.
Kuramochi Y. A 0.05-mm 2 110-W 10-b selfcalibrating successive approximation ADC core in 0.18-µm CMOS.
Solid-State Circuits Conference, 2007. ASSCC’07. IEEE Asian,2007:224
|
被引
1
次
|
|
|
|
11.
Murmann B. Digitally Assisted Data Converter Design.
ESSCIRC (ESSCIRC), 2013 Proceedings of the IEEE,2013:24
|
被引
1
次
|
|
|
|
|