高效低功耗低并行度LDPC编码方法
An Efficient LDPC Encoder Scheme with Low-power Low-parallel
查看参考文献16篇
|
文摘
|
低密度奇偶校验码(LDPC)是最接近香农极限的纠错码之一,具有优良的性能且被国际通信标准组织广泛采纳为信道编码。CCSDS推荐使用LDPC码作为近地空间和深空探测的信道编码方案。该文提出高效,低功耗,低并行度的LDPC编码方法。该方法通过采用插"0"和改变循环矩阵的结构实现了对CCSDS标准中推荐的校验矩阵子矩阵大小为奇数的LDPC码的低并行度编码。通过分析编码过程,提出了只对输入信息中的"1"有效信息位进行编码的方案,减少了编码中移位寄存器的移位次数,大幅度地降低了编码器功耗。文中采用FPGA实现了(8176, 7154)78LDPC码的编码器,结果显示在硬件开销略有增加的情况下,编码功耗大幅度下降,编码速率接近低并行度编码方案。 |
|
其他语种文摘
|
Low-density parity-check code is the one of error-correction codes most approaching Shannon limit, which is adopted as a standard for channel coding by many international communication standard organizations. CCSDS recommends LDPC as channel coding scheme in near earth space and deep space communication. An efficient LDPC coding scheme with low power and low parallel is presented in this paper. By filling "0" and changing the cyclic-matrix structure, the proposed scheme implements a low parallel coding for the LDPC, which is recommended by CCSDS, and of which the size of submatrix of check matrices is odd. By analyzing the coding process, the valid bit "1" among input information bits is coded only, and it decreases obviously the code power. The encoder architecture for 7/8 LDPC is implemented in FPGA. The result shows that encoder achieves a high encoding speed approaching low parallel encoder scheme and a much lower encoding power while increases few hardware overhead. |
|
来源
|
电子与信息学报
,2016,38(9):2268-2273 【核心库】
|
|
DOI
|
10.11999/jeit151362
|
|
关键词
|
差错控制编码
;
低并行度
;
低功耗
;
QC-LDPC
;
VLSI设计
|
|
地址
|
中国科学院国家空间科学中心, 中国科学院复杂航天系统综合电子与信息技术重点实验室, 北京, 100190
|
|
语种
|
中文 |
|
文献类型
|
研究性论文 |
|
ISSN
|
1009-5896 |
|
学科
|
电子技术、通信技术 |
|
文献收藏号
|
CSCD:5800923
|
参考文献 共
16
共1页
|
|
1.
Gallager R G. Low-density parity-check codes.
IRE Transactions on Information Theory,1962,8(1):21-28
|
被引
501
次
|
|
|
|
|
2.
袁东风.
LDPC码理论与应用,2008:20-25
|
被引
1
次
|
|
|
|
|
3.
Mackay D C. Good error-correcting codes based on very sparse matrices.
IEEE Transactions on Information Theory,1999,45(2):399-431
|
被引
281
次
|
|
|
|
|
4.
Chung S Y. On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit.
IEEE Communications Letters,2001,5(2):58-60
|
被引
115
次
|
|
|
|
|
5.
Mahdi A. A low complexity-high throughput QC-LDPC encoder.
IEEE Transactions on Signal Process,2014,62(10):2696-2708
|
被引
5
次
|
|
|
|
|
6.
栾志斌. 低存储高速可重构LDPC码译码器设计及ASIC实现.
电子与信息学报,2014,36(10):2287-2292
|
被引
5
次
|
|
|
|
|
7.
苏和光. 一种新的码率兼容LDPC码打孔方案.
电子与信息学报,2011,33(10):2334-2339
|
被引
1
次
|
|
|
|
|
8.
CCSDS.
CCSDS 131.0-B-2-TM synchronization and channel coding,2011
|
被引
2
次
|
|
|
|
|
9.
CCSDS.
CCSDS 131.1-O-2-low density parity check codes for use in near-earth and deep space applications,2007
|
被引
1
次
|
|
|
|
|
10.
CCSDS.
CCSDS 230.2-G-1-next generation uplink,2014
|
被引
1
次
|
|
|
|
|
11.
CCSDS.
CCSDS 231.1-O-1-short block length LDPC codes for TC synchronization and channel coding,2015
|
被引
1
次
|
|
|
|
|
12.
张浩. 星地高速数传系统LDPC编码器ASIC集成芯片设计.
宇航学报,2015,36(1):96-102
|
被引
4
次
|
|
|
|
|
13.
燕威.
一种CCSDS标准低并行度高速LDPC编码方案,2015
|
被引
1
次
|
|
|
|
|
14.
Mcguire M. VLSI implementation of a shift-enabled reconfigurable array.
2008 IEEE International Symposium on Circuits and Systems, 1(10),2008:1360-1363
|
被引
1
次
|
|
|
|
|
15.
Parhi K K. Area efficient controller design of barrel shifters for reconfigurable LDPC decoders.
2008 IEEE International Symposium on Circuits and Systems,2008:240-243
|
被引
1
次
|
|
|
|
|
16.
Parhi K K. Low-complexity switch network for reconfigurable LDPC decoders.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2010,18(1):85-94
|
被引
6
次
|
|
|
|
|
了解气象卫星更多信息，请访问